IEEE Std 1581 - A Standardized Test Access Methodology for Memory Devices

2011 International Test Conference

Heiko Ehrenberg
Bob Russell




Purpose

- Provide an overview of IEEE Std 1581:
 - Test mode control methods
 - Examples of IEEE 1581 test functions
 - Examples of test logic implementations
 - Possible future extensions

Outline


- History of IEEE Std 1581
- Defects addressed by IEEE Std 1581
- Key elements of IEEE Std 1581
- IEEE 1581 test mode control methods
- IEEE 1581 test functions
- Outlook

History of IEEE Std 1581



The PAR was extended twice in order to complete the standard development effort.


Defects addressed by IEEE Std 1581



Key elements in IEEE Std 1581

- Simple test logic implementation for complex, slave-type devices
- No extra pins required
- No reliance on complex access cycles
- Fast test execution, small test vector set
- Usable with any access methodology (Boundary scan, functional, ICT)

Basic concept




Test mode control

- One of seven transparent test mode (TTM) control methods:
 - Non-functional stimulus (NFS)
 - Designated command codes (DCC)
 - Simultaneous input/output (SIO)
 - Clock frequency (CKF)
 - Analog level (ANL)
 - Conditional power-up initiation (CPI)
 - Default power-up initiation (DPI)
- or a Dedicated test pin (TPN)

Test entry or exit is triggered by a condition on the pins that would otherwise never exist under normal functional conditions

These methods may require additional board-level and/or controlling device DFT to be implemented

Test mode control – NFS example




Test mode control – DCC example



STB = Strobe: triggers capture of mode selection bits

MDS2	MDS1	Mode / description
0	0	Read
0	1	Write
1	0	Enter IEEE 1581 test mode
1	1	Exit IEEE 1581 test mode

Test mode control – CPI example




Test mode is entered if a predetermined set of logical input states exist at a predetermined period after device power-up.

Test logic

- One of three defined test logic architectures:
 - XOR (3-input XOR or XNOR gates)
 - IAX (XOR, Inverters, and AND gates)
 - XOR-2 (2-input XOR or XNOR gates)
- Or a custom test logic that satisfies rules in IEEE Std 1581-2011

Test logic example - XOR



Optional test functions

- Optional test functions accessible via Test Pattern Partitioning (TPP)
- Examples include:
 - Reading a device identification (ID)
 - Control line continuity test
 - Built-in self test (BIST) access
 - Other public or private commands

Outlook for IEEE Std 1581

- IEEE Std 1581 approved March 2011 and published in June 2011
- Working group is considering future work:
 - Description language
 - Bi-directional test features
 - . . .
- More details possibly at BTW 2011

Thank you

For more details and questions, or to join the working group, contact the authors:

Heiko Ehrenberg (h.ehrenberg@ieee.org)

Bob Russell (r.russell@ieee.org)